Apple Silicon M1 Emulating x86 is Still Faster Than Every Other Mac in Single Core Benchmark
The first native benchmarks of Apple's M1 chip appeared on the Geekbench site last week showing impressive native performance. Today, new benchmarks have begun showing up for the M1 chip emulating x86 under Rosetta 2.
Single Core Mac benchmarks
The new Rosetta 2 Geekbench results uploaded show that the M1 chip running on a MacBook Air with 8GB of RAM has single-core and multi-core scores of 1,313 and 5,888 respectively. Since this version of Geekbench is running through Apple's translation layer Rosetta 2, an impact on performance is to be expected. Rosetta 2 running x86 code appears to be achieving 78%-79% of the performance of native Apple Silicon code.
Despite the impact on performance, the single-core Rosetta 2 score results still outperforms any other Intel Mac, including the 2020 27-inch iMac with Intel Core i9-10910 @ 3.6GHz.
Initial benchmarks for the MacBook Air running M1 natively featured a single-core score of 1,687 and multi-core score of 7,433. Additional benchmarks with M1 have since surfaced and are available on Geekbench.
Meanwhile, a full chart of Geekbench results is available that will let you compare these scores to any other Mac.
Popular Stories
Apple is set to unveil iOS 18 during its WWDC keynote on June 10, so the software update is a little over six weeks away from being announced. Below, we recap rumored features and changes planned for the iPhone with iOS 18. iOS 18 will reportedly be the "biggest" update in the iPhone's history, with new ChatGPT-inspired generative AI features, a more customizable Home Screen, and much more....
There are widespread reports of Apple users being locked out of their Apple ID overnight for no apparent reason, requiring a password reset before they can log in again. Users say the sudden inexplicable Apple ID sign-out is occurring across multiple devices. When they attempt to sign in again they are locked out of their account and asked to reset their password in order to regain access. ...
Apple used to regularly increase the base memory of its Macs up until 2011, the same year Tim Cook was appointed CEO, charts posted on Mastodon by David Schaub show. Earlier this year, Schaub generated two charts: One showing the base memory capacities of Apple's all-in-one Macs from 1984 onwards, and a second depicting Apple's consumer laptop base RAM from 1999 onwards. Both charts were...
On this week's episode of The MacRumors Show, we discuss the announcement of Apple's upcoming "Let loose" event, where the company is widely expected to announce new iPad models and accessories. Subscribe to The MacRumors Show YouTube channel for more videos Apple's event invite shows an artistic render of an Apple Pencil, suggesting that iPads will be a focus of the event. Apple CEO Tim...
In his Power On newsletter today, Bloomberg's Mark Gurman outlined some of the new products he expects Apple to announce at its "Let Loose" event on May 7. First, Gurman now believes there is a "strong possibility" that the upcoming iPad Pro models will be equipped with Apple's next-generation M4 chip, rather than the M3 chip that debuted in the MacBook Pro and iMac six months ago. He said a ...
Apple has announced it will be holding a special event on Tuesday, May 7 at 7 a.m. Pacific Time (10 a.m. Eastern Time), with a live stream to be available on Apple.com and on YouTube as usual. The event invitation has a tagline of "Let Loose" and shows an artistic render of an Apple Pencil, suggesting that iPads will be a focus of the event. Subscribe to the MacRumors YouTube channel for more ...
Top Rated Comments
On die memory: there is no on die memory. It’s in the package, but not on the die. This is easy to see from the actual die photographs that have appeared on Ars (I addressed this claim in another thread and posted the picture). There are a number of LPDDR4X channels with off-chip drivers, so you can even see how the die connects to off-die RAM. Here’s the photo: https://images.anandtech.com/doci/16226/M1.png
”width”: what width are you referring to? There is nothing unusual about the execution width. It’s, in fact, identical to that used in, say Athlon-64 and Opteron. (I know, because I owned the integer execution unit for the first of those designs)
Dedicated units: most chips are now designed as SoC with on-chip encryption units, etc. AMD transitioned to that design methodology with Bulldozer. I know, because I left AMD right around when that started happening.
The CPU portion of the chip is very similar to every other CPU I ever designed. The SoC methodology is now a very common methodology.
What’s different here is competence, not some radical difference between M1 and x86 chips.
It’s got way more performance than any of the competition, and two or three times the battery life.
Aren’t those good reasons?
Oh, I know. They’ll fall back to “but it doesn’t virtualize x86.”
Anyway, that’s actually more of a Rosetta-speed hit than I expected, but we’ll see when we get real world data.